Introduction
The gate-last integration scheme is gaining increasing attention due to its advantage in overcoming issues such as undesirable increase in the interfacial layer (IL) thickness and high-k crystallization Fig. 2(a) shows the constant-current topography images of the various HfO 2 gate stacks. Granular features are evident in the RTA (1000-C) sample, implying that the HfO 2 has crystallized 3 . The low conductivity grain regions (denoted by the bright shades in the topography) are clearly surrounded by the "leaky" grain boundaries (denoted by the bright shades in the corresponding current map in Fig. 2(b)(i) ). Such features, however, are not apparent in the as-dep (Fig.2 (ii) ) and those low-temperature annealed (Fig. 2(iii) to 2(vi)) samples. In these samples, the HfO 2 exhibits an amorphous-like structure. Compared to the as-dep sample, the bright shade density, arising from defects, in the current maps of both the RTA and UVO samples are clearly reduced. This may be attributed to film densification and V O "repair", respectively, by the RTA and UV-O 3 anneal. A further reduction is achieved for the two-step annealed samples. It is believed that the combined effect of RTA and UV-O 3 yields a more efficient V o "repair".
Results and Discussion

A. STM-measured Topography and Current Maps
B. I-V and C-V Characteristics
The reduction in the density of leakage sites depicted in Fig.  2 (b)(i) to 2(b)(vi) is in agreement with the corresponding lowering of the average tunneling current (I t ) spectra and the reduced statistical spread of I t as shown in Fig. 3 and Fig. 4 respectively. Fig. 5(a) shows the quasi-static high-frequency capacitance versus gate voltage (V g ) characteristics. Compared to the as-dep samples, those samples annealed (irrespective of single-step or two-step) in UV-O 3 exhibit a more positive flat band voltage (V FB ), indicating a reduced density of positive oxide trapped charge. An almost identical V FB shift between the UVO and the RTA-UVO samples implies that the preceding RTA of the later has little effect on the V FB . It is interesting, however, to note that a further positive V FB shift is achieved for the UVO-RTA sample, implying further removal of V O 's by the 420-C RTA carried out after the UV-O 3 anneal. The EOT of all the gate stacks are almost identical, indicating that the multi-step deposition and two-step anneal retain overall gate stack thickness ( Fig. 5(b) ). The larger EOT of the RTA(1000-C) gate stack may be ascribed to an increase of the interfacial oxide layer thickness 4 . Fig. 6 (a) shows the corresponding gate current density J g versus V g curves. A large J g and small BD voltage V BD is observed for the 1000-C RTA gate stack as a result of a crystallized HfO 2 . Compared to the as-dep gate stack, the J g of the 420-C RTA and UVO sample are reduced by about an order of magnitude in the low V g regime. The improvement in J g is attributed to the removal of carbon-related impurities and V o "repair" respectively. A further reduced J g is achieved for RTA-UVO sample, indicating a more efficient V o "repair" by UV-O 3 after the removal of impurities by the preceding 420 C RTA. However, as the order of the two anneals is reversed, i.e., UV-O 3 precedes 420 C RTA, the J g is further reduced. A plausible explanation is that the RTA, when carried out after UV-O 3 , not only removes the impurities but also provides thermal activation which improves V o "repair". 
C. Gate Stack Breakdown and Stress-induced Degradation
The BD strength of the gate stacks are evaluated by subjecting to a constant V g (4.8 V) stressing at 125 C (Fig. 7(a) ). The T BD of the two-step annealed samples is observed to be significantly improved. UVO-RTA sample, in particular, shows ~5 and ~14 times longer T BD compared to that of the RTA-UVO and as-dep samples respectively. This result clearly shows that the two-step anneal evidently enhanced the BD strength of a gate stack and the order of the two-step anneal is important for achieving a greater improvement. An almost identical Weibull slope of the statistical distributions of the respective gate stacks indicates a similar degradation mechanism governing the BD. In addition, the two-step annealed samples exhibit less susceptibility to stress-induced positive trapped charge generation compared to the single-step annealed samples, as evidenced by a smaller V FB shift under negative constant V g (4.4 V) stressing (Fig. 7(b) ). The UVO-RTA sample, which shows the smallest V FB shift, corresponding to a better resistance to trapped charges generation, indicates that this annealing order is most effective in V o "repair" for enhancing the quality of a high-k film.
Summary
This study demonstrates a promising two-step (i.e., UV-O 3 followed by RTA) annealing method for enhancing the HfO 2 film quality in a gate-last CMOS process. The trap generation of the HfO 2 /IL gate stack formed via multi-step deposition and two-step annealing was studied and compared with those subjected to one-step annealing. An improved BD characteristic is clearly observed for the two-step annealed high-k stack, particularly the UVO-RTA gate stack. It is believed that the RTA plays an important role which enhances the "repair" of V o -induced traps. 
